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Nano-electronic applications have benefited enormously from the great advancement in the emerging 
Nano-technology industry. The tremendous downscaling of the transistors’ dimensions has enabled the 
placement of over 100 million transistors on a single chip thus reduced cost, increased functionality and 
enhanced performance of integrated circuits (ICs). However, reducing size of the conventional planar tran-
sistors would be exceptionally challenging due to leakages electrostatics and other fabrication issues. Fin 
Field Effect Transistor (FinFET) shows a great potential in scalability and manufacturability as a promis-
ing candidate and a successor to conventional planar devices in nanoscale technologies. The structure of 
FinFET provides superior electrical control over the channel conduction, thus it has attracted widespread 
interest of researchers in both academia and industry. However, aggressively scaling down of channel di-
mensions, will degrade the overall performance due to detrimental short channel effects. In this paper, we 
investigate the impact of downscaling of nano-channel dimensions of Germanium Fin Feld Effect Transis-
tor (Ge-FinFET) on electrical characteristics of the transistor, namely; ION/IOFF ratio, Subthreshold Swing 
(SS), Threshold voltage (VT), and Drain-induced barrier lowering (DIBL). MuGFET simulation tool was uti-
lized to conduct a simulation study to achieve optimal channel dimensions by considering channel length 
(L), width (W), and oxide thickness (TOX) individually. In addition, the effects of simultaneous consideration 
of all dimensions by exploiting a scaling factor, K was evaluated. According to the obtained simulation re-
sults, the best performance of Ge-FinFET was achieved at a minimal scaling factor, K  0.25 with 5 nm 
channel length, 2.5 nm width, and 0.625 nm oxide thickness. 
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1. INTRODUCTION 
 
Fin Field Effect Transistor (FinFET) has shown a 
great potential in scalability and manufacturability as a 
promising candidate in nanoscale complementary met-
al-oxide-semiconductor (CMOS) technologies [1, 2]. The 
structure of FinFET provides superior electrical control 
over the channel conduction, thus, it has attracted 
widespread interest from researchers in both academia 
and industry [3]. However, tremendous downscaling of 
channel dimensions, mainly the channel length, will 
degrade the overall performance due to detrimental 
short channel effects (SCEs) such as to leakages, energy 
consumption, electrostatics, in addition to other fabrica-
tion issues [4-6]. 
The applications of Nanoelectronic have benefited 
enormously from the great advancement in the emerg-
ing Nano-technology industry [7, 8]. The name of Fin-
FET technology comes from the fact that the structure 
of FET looks like a set of fins when viewed [9]. Such 
type of gate structure provides an improved electrical 
control over the channel conduction and it helps in re-
ducing leakage current levels and overcoming some 
other issues related to short-channel such as electro-
static limits and source-to-drain tunneling [10]. These 
issues represent constraints in the design and fabrica-
tion of transistors beyond Nano-Dimensional channel 
length in conventional MOSFET [11, 12]. 
More new FET structures are being explored on a 
large scale. One of these structures was the FinFET, 
which has attracted a widespread of researchers in both 
academia and industry of semiconductors [13], thanks 
to the vertical fin that determines the source channel 
discharge. It will be appreciated that the FinFETs can 
be used with (25 nm) gate length as they have the abil-
ity to provide high current immunity and high immuni-
ty to SCEs [6]. FinFET was born as a result of the con-
tinuous increase in integration levels. Control over the 
reduced channel length of FinFET is more complicated 
and more important. This is because the conduction 
occurs thus in two parallel channels that are in vertical 
planes the conduction remaining parallel to the sub-
strate surface between drain and source area. The 
drain current is flowing on both sides of the fin is a way 
to increase the discharge source for the same area in 
the channel region. Thus, efforts and attentions to find-
ing a solution for this issues are highly increased. 
In this paper, we simulate and analyze the effects of 
reducing channel dimensions [length (L), width (W), 
and oxide thickness (TOX)] of Germanium Fin Feld 
Effect Transistor (Ge-FinFET) on its performance in 
terms of FOUR (4) electrical characteristics, namely, (i) 
ION/IOFF ratio, (ii) Subthreshold Swing (SS), (iii) 
Threshold voltage (VT), and (iv) Drain-induced barrier 
lowering (DIBL). Moreover, we propose a scaling factor 
K to downscale all dimensions (L, W, and TOX) as once 
and detect the best performance based on the selected 
scaling factor. According to simulation results, we have 
designed the best nanoscale channel dimensions of Ge-
FinFET based on the highest ION/IOFF ratio and the best 
SS characteristics. 
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The remaining part of this paper is structured as 
follows. Section II introduces the experimental methods 
adopted for this research. Section III contains the sim-
ulation results and discussions. Finally, the conclusions 
are presented in Section IV. 
 
2. EXPERIMENTAL METHODS 
 
2.1 MuGFET Simulator 
 
The well-known MuGFET which is developed and 
designed by Purdue University (USA) is utilized to 
develop the simulation model of this study. There are 
two modes of simulation in MuGFET either PADRE or 
PROPHET. The PADRE is a device-oriented simulator 
for 2D or 3D devices with arbitrary geometry, whereas 
the PROPHET is a partial differential equation profiler 
for one, two or three dimensions. These simulation 
tools can generate different characteristics of FETs 
transistors to understand the underlying physics be-
havior of FETs. It can also provide self-consistent solu-
tions to poison and drift-diffusion equations.  
 
2.2 Simulation Model 
 
MuGFET is utilized to investigate the characteris-
tics of the Ge-FinFET transistor by varying dimensions 
of channel. Electrical characteristics based on the I–V 
relation under various conditions and based on differ-
ent parameters are studied and evaluated. The effects 
of variable channel dimensions, namely; channel 
length, width and oxide thickness in addition to scaling 
factor of the Ge-FinFET transistor, are determined. In 
particular, the Id–Vg characteristics of Ge-FinFET at 
the temperature of 300 K are simulated and analyzed. 
The setting of simulation parameters in this study are 
listed in Table 1. 
In order to evaluate electrical characteristics of Ge-
FinFET based on channel’s dimensions, FOUR (4) sim-
ulation scenarios were designed for different simula-
tion parameters. The first scenario focused on impact of 
varying channel length only, while keeping other di-
mensions (W and TOX) constant. The second scenario 
investigated electrical characteristics based on various 
channel widths, while both length and oxide thickness 
of channel were unchanged. In the third scenario, only 
oxide thickness was changed and other dimensions 
were kept constant. The last scenario was designed for 
simultaneous consideration of all dimensions, L, W, 
and TOX by changing scaling factor K to decrease all 
dimensions and evaluate transistor performance for 
each value of K. 
 
Table 1 – Simulation parameters 
 
Parameters value 
Channel length, L (10, 15, 20 and 40) nm 
Channel width, W (5, 10, 12,  and 20) nm 
Oxide thickness, TOX (1.5, 2.5, 5 and 7) nm  
Scaling factor, K (0.25, 0.5, 0.75 and 1.00)  
channel concentration p-
type  
1016 cm − 3 
channel concentration n-
type 
1019 cm − 3 
 
3. RESULTS AND DISCUSSION 
 
3.1 Downscaling Channel Length Scenario 
 
In this scenario, the impact of scaling down of chan-
nel length L on the characteristics of Ge FinFET has 
been studied. The channel length L was changed be-
tween 10 and 40 nm, whereas W and TOX were kept 
constant at default values of MuGFET which are 5 nm 
and 2.5 nm, respectively. The simulation of transfer 
characteristics (drain current Id – gate voltage Vg) has 
been conducted with different channel lengths L. 
Based on the obtained results, the ION/IOFF ratio pro-
portionally increases with channel length at both voltag-
es, VDD  5 V and 0.5 V. As illustrated in Table 2, the 
maximum value of the ION/IOFF ratio is more than 104 at 
L  40 nm. For L range from 10 to 30 nm, the highest 
ION/IOFF ratio is for VDD  0.5 V, while for 30 to 40 nm L 
range the highest ION/IOFF ratio occurs for VDD  5 V. The 
relation between SS characteristic and channel lengths 
is also investigated. Results show that the SS is im-
proved as the channel length increased and reached to 
65 mV/dec the nearest value to the ideal SS at 
L  40 nm. Similarly, the threshold voltage (VT) gains 
some increment with increasing the channel length, 
where VT  0.43 V at the maximum L of 40 nm and 
VT  0.20 V at the minimum L of 10 nm. Conversely, 
drain-induced barrier lowering (DIBL) of the Ge-FinFET 
reduces with increasing channel length and reaches to 
4.8 mV/V at L  40 nm. 
 
Table 2 – Summary of main findings 
 
Scenario / Characteristics Value 
Scenario 1 ION/IOFF  2.29105 
 SS, mV/dec 65 
L Best L, nm 40 
Scenario 2 ION/IOFF  2.29105 
 SS, mV/dec 62 
W Best W, nm 5 
Scenario 3 ION/IOFF  3.53104 
 SS, mV/dec 67 
TOX Best TOX, nm 1.5 
Scenario 4 ION/IOFF  3.56104 
 SS, mV/dec 68.9 
K Best K 0.25 
 
According to the obtained characteristics in this 
scenario, the best performance in terms of all perfor-
mance metrics can be achieved in case with 40 nm 
channel length. Therefore, it is obvious that with consid-
ering channel length only, we cannot go far in downscal-
ing channel dimensions due to the degradation of tran-
sistor performance, especially in short length channel. 
 
3.2 Downscaling Channel Width Scenario 
 
The impact of scaling down channel width W on the 
considered performance metrics of Ge-FinFET has been 
evaluated in this scenario. The value of W was de-
creased from 20 nm to 5 nm, while L and TOX were 
fixed to 40 nm and 2.5 nm, respectively. Unlike the 
previous scenario, the downscaling of channel width 
improved the performance of transistor in terms of all 
characteristics. The best performance was achieved 
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with the smallest channel width, W  5 nm where the 
ION/IOFF ratio is more than 105 and SS  62 mV/dec 
according to the results in Table 3. 
The improvement in Ge-FinFET with shrinking 
channel width is also obvious in terms of threshold 
voltage and DIBL. The VT is inversely proportional to 
channel width, where VT  0.435 V at the minimum 
channel width of 5 nm and VT  0.24 V at the maxi-
mum channel width of 20 nm. Meanwhile, the DIBL is 
proportional to channel width and it attains the mini-
mum and best value of 4.9 mV/V when W  20 nm. 
 
3.3 Downscaling Channel Oxide Thickness  
Scenario 
 
The behaviour of Ge-FinFET in terms of most elec-
trical characteristics with scaling down channel oxide 
thickness is consistent with previous scenario of chan-
nel width variation. As the oxide thickness of channel 
decreased, characteristics were enhanced, even though 
the improvement is less comparing with the width-
based scenario. For the simulation scenario carried out 
in this phase, the channel oxide thickness TOX has been 
changed (1.5, 2.5, 5 and 7 nm), while both channel 
length and width were kept constant at 40 and 10 nm, 
respectively. The obtained results prove the variation 
of ION/IOFF ratio with the channel oxide thickness. The 
best ION/IOFF ratio was greater than 104 and was ob-
tained with VDD  5 V at minimum TOX  1.5 nm and 
then decreased to 102 at TOX  7 nm. Almost similar 
results were obtained for 0.5 V voltage which repre-
sents the nearest voltage to OFF state voltage (0 V). 
We noticed from the results that for a channel oxide 
thickness TOX  1.5 nm the Ge-FinFET has shown bet-
ter SS characteristics with the best SS value of 
67 mV/dec compared to other TOX values. Conversely, 
the farthest value from ideal SS (59.5 mV/dec) occurred 
at TOX  7 nm, where SS is 229 mV/dec. 
Furthermore, an improvement in terms of both VT 
and DIBL characteristics of Ge-FinFET was achieved 
by decreasing channel oxide thickness. While the volt-
age threshold increased linearly with decreasing TOX, 
the DIBL was not consistent and its value fluctuating 
with different oxide thickness. The best and highest 
threshold voltage was VT  0.35 V at the smallest chan-
nel oxide thickness of 1.5 nm. Similarly, DIBL achieved 
the smallest value of 19 mV/V at the minimal TOX. 
 
3.4 Scaling Factor of Channel Dimensions 
 
According to the aforementioned scenarios, the best 
performance in terms of the considered electrical char-
acteristics was achieved at channel length L  40 nm, 
channel width W  5 nm, and channel oxide thickness 
TOX  1.5 nm. Thus, Ge-FinFET has not achieved a 
proper performance with a shrinking channel length 
where it attains better performance at the longest 
channel case. In order to scaling down all channel di-
mensions as once, we have applied a scaling factor K on 
all dimensions including length, width and thickness. 
Following we study the electrical characteristics based 
on scaling factor, the reference value of K is defined as 
“1” with its highest channel dimensions. Then, all di-
mensions are scaling down to reach to new physical 
limits for the channel of Ge-FinFET. All corresponding 
dimensions to the defend scaling factors are shown in 
Table 3. 
 
Table 3 – Channel dimensions based on scaling factor K 
 
K L, nm W. nm TOX, nm 
1.00 40 20 6 
0.75 20 10 3 
0.5 10 5 1.5 
0.25 5 2.5 0.625 
 
 
 
Fig. 1 – Impact of varying dimensions scaling factor of Ge-
FinFET on ION/IOFF ratio  
 
 
 
Fig. 2 – Impact of varying dimensions scaling factor of Ge-
FinFET on subthreshold swing  
 
 
 
Fig. 3 – Impact of varying dimensions scaling factor of Ge-
FinFET on threshold voltage  
 
Fig. 1 shows the relation between ION/IOFF ratio with 
the scaling factor K from 0.25 to 1. Obviously, we can 
notice the improvement in ION/IOFF characteristics with 
downscaling all channel dimensions together. The best 
value of ION/IOFF ratio is higher than 104 which is 
achieved at scaling factor of K  0.25 for both VDD  5 V 
and for VDD  0.5 V. The worst ION/IOFF  ratios, less than 
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102 were occurred at the reference value of scaling 
factor for both VDD voltages. 
 
 
 
Fig. 4 – Impact of varying dimensions scaling factor of Ge-
FinFET on drain-induced barrier lowering 
 
Fig. 2 shows the worst SS characteristic value (100 
mV/dec) that is obtained at K  1. In contrast, the 
nearest value to the ideal SS is 68.9 mV/dec was ac-
quired at K  0.25. It can be notice that with increasing 
K, the SS value increases significantly. Likewise, the 
impact of changing Scaling Factor (K) on VT and DIBL 
is illustrated in Fig. 3, where the highest value of 
VT  0.64 V is obtained at K  0.25, compared to the 
lowest value VT  0.33 V at K  1. On the other hand, 
the DIBL value ranges from 356 mV/V to 111 mV/V 
between minimum and maximum value of K, respec-
tively, with inconsistent behaviour in between as illus-
trated in Fig. 4. 
According to the simulation results of this scenario, 
we have achieved very small physical limits for Nano-
channel dimensions by applying a scaling factor K. The 
overall results of this study were summarized in Ta-
ble 2 with highlighting on the channel dimensions for 
best performance in all scenarios. The best results are 
highlighted in different color. 
 
4. CONCLUSIONS 
 
We have demonstrated the electrical characteristics 
of Ge-FinFE based on various channel dimensions. Our 
calculation of the best performance was achieved at 
highest ION/IOFF ratio and the nearest SS to the ideal 
value in different simulation scenarios using MuGFET. 
We have changed dimensions individuality to study the 
impact of each (L, W, TOX) on the different extracted 
characteristics (ION/IOFF ratio at two voltages, SS, VT, 
and DIBL) of Ge-FinFET. In the following we have 
investigated the effect of scaling factor K to scaling 
down all dimensions to their mammal value with ap-
propriate performance. We observed that by variation 
of the dimensions scaling factor, it can be possible to 
design new physical limits for channel dimensions with 
increasing the ION/IOFF ratio and enhancing SS, VT and 
DIBL characteristics. 
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Електрична характеристика транзистора Ge-FinFET  
на основі нанорозмірних каналів 
 
Ahmed Mahmood1, Waheb A. Jabbar1, Yasir Hashim2, Hadi Bin Manap1 
 
1 Faculty of Engineering Technology, University Malaysia Pahang, 26300 Gambang, Kuantan, Pahang, Malaysia 
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Застосування наноелектронних приладів надзвичайно виграло від стрімкого прогресу в галузі на-
нотехнологій. Колосальне зменшення розмірів транзисторів дозволило розмістити більше 100 млн 
транзисторів на одному чіпі, що, в свою чергу, призвело до зниження витрат, збільшення функціона-
льності та підвищення продуктивністі інтегральних мікросхем. Проте, зменшення розміру звичайних 
планарних транзисторів було б надзвичайно складним через електростатичні втрати та інші вироб-
ничі питання. Польовий транзистор Fin Field Effect Transistor (FinFET) показує великий потенціал у 
масштабованості та технологічності як перспективний кандидат та наступник звичайних планарних 
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пристроїв у нанотехнологіях. Структура FinFET забезпечує чудовий електричний контроль над про-
відністю каналів, і, таким чином, привертає широкий інтерес дослідників як з наукової, так і з прик-
ладної точок зору. Однак різке зменшення розмірів каналів призводить до погіршення загальної про-
дуктивності за рахунок шкідливих ефектів короткого каналу. У даній роботі досліджено вплив змен-
шення розмірів каналів транзистора з германію (Ge-FinFET) на електричні характеристики транзис-
тора, а саме на відношення ION/IOFF, підпорогове коливання, порогову напругу та індуковане стоком 
зниження бар’єру. MuGFET був використаний у моделюванні для досягнення оптимальних розмірів 
каналу, враховуючи індивідуальну довжину каналу, ширину і товщину оксиду. Крім того, були оці-
нені ефекти одночасного розгляду усіх вимірів, використовуючи коефіцієнт масштабування. Згідно з 
отриманими результатами моделювання, найкраща продуктивність Ge-FinFET була досягнена за мі-
німального коефіцієнта масштабування K  0.25 з довжиною каналу 5 нм, шириною 2.5 нм і товщи-
ною оксиду 0.625 нм. 
 
Ключові слова: Ge-FinFET, Розміри каналів, ION/IOFF відношення, Підпорогове коливання, MuGFET. 
 
 
